Regviz

Silicon Labs /EFR32ZG23B011F512IM40 /LDMA_S /SYNCSWCLR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SYNCSWCLR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C224F512GM32/LDMA_S/SYNCSWCLR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SYNCSWCLR

Description

No Description

Fields

SYNCSWCLR

DMA SYNC Software Trigger Clear

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data